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Modern systems contain a variety of data-parallel compute components,
such as CPU vector units and GPU cores. Addressing these components
requires a restructuring of application data so that it can be efficiently
loaded from memory. In this paper, we present a backwards-compatible
compiler-based data layout transformation technique that does not require
preprocessing or runtime marshalling. Using our proposed extension, ex-
perimental results demonstrate a significant improvement over using an
array-of-structures and can achieve near-performance-parity with manual
transformation.
1 Introduction
Nearly all applications use records to organize related fields in a single composite
structure. This allows for simple access to logically-connected data, such as the
coordinates of and forces acting on an atom or molecule. Due to its structuring
of data, records are sometimes referred to as structures, particularly when dis-
cussing C-derived language, due to its use of the struct keyword for defining
such datatypes; we will henceforth use this term. Object-oriented languages
expand this concept with objects that encapsulate behaviors in addition to state.
Another aggregate, used when needing to address a collection of data, is an
array, allowing index-based access to the constituent elements.
When the data addressed is itself a structure, it is often most straightforward
to composing them as an Array of Structures (AoS). In this data layout, the
fields of the structure are laid out consecutively in memory, with individual
structures laid out one after the other as an array. An alternative layout is
termed Structure of Arrays (SoA), wherein the order is reversed: the fields of
successive structures are contiguous in memory and the arrays of fields laid out
in the structure order. An example in C of the two is demonstrated in Listing 1.
When iterating over such aggregates, it is common to reference and operate
on many or all fields of the structure in each iteration. An example from
molecular dynamics is the computation of forces acting on an atom or molecule;
in each iteration, the interactions from nearby molecules must be collected for
each force and computed. Modern CPUs are highly optimized for latency and
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have advanced hardware memory prefetching and large caches; since instructions
will only address a single data stream, the AoS layout is beneficial for these
machines, due to the data locality that results from storing all the fields of a
structure nearby.
However, architectures more suited to high throughput, such as GPUs and
CPUs that are able to take advantage of vector operations, will have much better
performance when using the SoA layout. These architectures typically rely on
applications written with massive data-parallelism, wherein the same operation
is executed on a large amount of data. GPUs attempt to coalesce memory
operations so as to achieve the high throughput required to keep its execution
units furnished with data; when it is unable to coalesce memory operations due
to the data being to far apart, as is common with the AoS layout (particularly
with structures containing many fields), performance suffers greatly. CPUs with
vector operations may be entirely unable to take advantage of them when the
data isn’t laid out in memory with the same fields in consecutive locations, at
least not without significant preprocessing and manual effort that a vectorizing
compiler cannot usually do automatically. When targeting CPUs supporting
gather and scatter vector operations, compilers may still be able to vectorize
the code, but such operations are expensive in terms of memory bandwidth and,
similarly as in GPUs, performance suffers.
A third technique combines the advantages of both AoS and SoA layouts.
Here, the structure contains small arrays for each field, usually some small
multiple of the vector length of the system. Larger arrays can be constructed
arrays of this structure; hence, the technique is Arrays of Structures of Arrays
(ASA). An example of this layout is shown in Listing 1. The inverse of this,
a Structure of Arrays of Structures (SAS), is also possible, and is occasionally
useful; however, we here focus on the ASA data layout.
2 Design
We propose using GNU attribute syntax supported by LLVM/Clang to annotate
specific structures as “array” types, wherein each field is transformed into an
array of the specified length. Arrays of such structures are decomposed into
ASA types, maintaining the total number of fields as necessary. References to
fields of scalar variables of the type become references to the first element of
the constituent arrays. Users are assumed to dynamically allocate the required
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Listing 2: An example of a data structure using the proposed attribute.





void foo( size_t len) {
struct SoA A [100];
struct SoA *B = malloc ( sizeof ( struct SoA[len ]));
for ( size_t i = 0; i < 100; i++) {
A[i].c = i * i;
}
}
amount of memory; using the sizeof operator simplifies this process and allows
the code to be portable, but doing so is otherwise the responsibility of the user.
Pointer arithmetic is more complicated and requires additional thought, but our
initial concept will disallow this. Type casting between pointers is, of course,
problematic, but doing so violates the C standard due to type punning rules in
any case.
Listing 2 demonstrates the use of our proposed syntax. An array attribute
is attached to the definition of struct SoA. The compiler will note this and
transform the a, b, and c fields into arrays of length 4 accordingly. The lengths











. When the compiler supports variable-length arrays
(VLA), it must do the same computation at runtime. By only computing the
size of a VLA, it is possible to allocate the correct amount of memory on the
heap rather than the stack, thus allowing supporting larger arrays; most system
limit the stack memory of a process to a couple MiB at most.
Listing 3 shows the same program post-transformation. Note that this would
never be seen by the user; rather, when the compiler transforms the C code
to its internal representation, it will take into account the array attribute on
structures.
3 Implementation
We build on top of LLVM/Clang 8.0.0, implementing the transformation by
manipulating the Abstract Syntax Tree (AST). While such a design might be
more suited to a source-to-source compiler such as ROSE, we decided that such
a design is more difficult to use due to require multiple compilation steps. We
also considered that it may be possible to expose the attribute to LLVM at
the IR level and doing the transformation there, which would open up the
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void foo( size_t len) {
struct SoA A[25];
struct SoA *B = malloc ( sizeof ( struct SoA [( len +3)/4]));
for ( size_t i = 0; i < 100; i++) {
A[i/4].c[i%4] = i * i;
}
}
technique languages other than those supported by Clang; this, however, was
not implemented in our current design.
The transformation consists of several steps:
1. Redefine the base type:
(a) A declaration for record type T with an array attribute is parsed.
(b) The length L supplied to the array attribute is recorded as an at-
tribute on the declaration for T .
(c) Each field in the declaration for T is replaced with an array of length
L with the same base type.
2. Compute new bounds for arrays of type T , as described in Section 2.
3. Compute new indices for subscripts of arrays of type T . The new index
is the value of the original index i divided by L: i/L. The index of the
inner array is the remainder, i%L; it is stored as a subexpression inside the
subscript expression object.
4. Member access expressions with a base expression subscripting an array
of type T are replaced with a subscript expression. The base of the
new subscript is the original member expression and the index is the
subexpression stored previously.
Thus the compiler does the same transformation internally as demonstrated
in the manual transformation of Listing 2 to Listing 3. Additional work was done
to support the attribute syntax introduced in C++11 [8] and parameterizing the
length base on C++ templates. A similar attribute syntax may be supported in
a future version of the C standard [9, 1, 5]. An example demonstrating these
capabilities is in Listing 4.
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Listing 4: array attribute using C++11 syntax and a templated length.
template <std :: size_t N>







We target NVIDIA general-purpose graphics processors using the CUDA [11]
platform to demonstrate our data layout transformation. The following CUDA
benchmarks were used:
n-Body: a simple gravitational n-body simulation benchmark
Black–Scholes: an option pricing algorithm
SRAD: a diffusion method for ultrasonic and radar imaging applications [22]
The n-body simulation was derived from [6]. Black–Scholes was based on
code from samples distributed with CUDA [13, 12, 16]. The speckle reducing
anisotropic diffusion (SRAD) kernel was taken from the Rodinia benchmark
suite [2, 3].
For each of the three benchmarks we compare a version using separately-
allocated parallel arrays for each field in the record, a version using the array at-
tribute with an optimized length parameter1, and one using the array attribute
with a length of 1. These versions use structure-of-arrays, array-of-structure-
of-arrays, and array-of-structures, respectively. We additionally compare an
explicit AoS version available in the n-body benchmark.
4.2 Hardware and Software
Benchmarks were run on a single NVIDIA Tesla V100 with 16 GiB of second-
generation High Bandwidth Memory (HBM2). An allocation on the Bridges AI
cluster [15] at the Pittsburgh Supercomputing Center was used.
CUDA 9.2 and our fork of LLVM/Clang 8.0.0 were the primary software
used; the benchmarks did not have external dependencies.
5 Results
Figure 1 shows the performance of discrete arrays and that of structures with
array attribute, normalized against the traditional AoS programming style. In
1This is usually the size of the CUDA thread block or a multiple thereof.
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Figure 1: Application Speedup
Figure 1c the dashed line represents the speedup of the explicit AoS version as
compared to the version derived from using a structure-of-arrays with an array
length of 1. As shown, this validates our testing methodology of comparing
against this baseline: there is little overhead, as the compiler can eliminate
nearly all the extraneous operations.
As can be seen in Figures 1a and 1b, the speedup of simply annotating
the structures with the array attribute is significant; in the case of the SRAD
benchmark, we achieve within 95% of the performance as using a SoA technique
with discrete arrays. While we still obtain a speedup of up to 1.8× in the
Black–Scholes benchmark, we believe that the compute-bound nature of the
algorithm (as compared to SRAD) is the reason that using discrete arrays is
able to achieve an even greater speedup: the additional operations required to
compute the indices becomes a more significant overhead.
The n-body benchmark shown in Figures 1c and 1d has some curious results.
The net speedup for the optimized code is within 10% and the versions using AoS
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can actually achieve better performance for some input sizes. We believe that
this particular benchmark has enough computation that the device scheduler
is able to sufficiently hide the memory access latencies; the additional compute
requirements imposed by using SoA in any form can occasionally result in
lower performance. A different compute architecture may be able to expose a
greater performance difference; we are actively working on understanding and
characterizing the phenomenon further. In any case, it is clear that our data
layout transformation solution is able to meet and exceed the performance of
hand-optimized code.
6 Related Work
Some languages, such as Intel’s ispc [14], have explicit support for SoA data
layout transformation for structures as part of their declaration. This can result
in significant performance improvements when vectorizing, do to it no longer
being necessary to use gather and scatter operations. However, ispc, while
derived from C, is supported only by Intel. Our goal is to integrate a similar
mechanism into otherwise standards-compliant C, such that the same code could
be compiled regardless of whether the compiler supports the extension. Using
types with a templated array attribute length parameter results in behavior
similar to that available in ispc.
Strzodka [19] demonstrates a method of transparently converting between
a traditional AoS and an SoA layout using C++ templates. Similarly, though
specifically targeting arrays, Kokkos [4] also uses templates to achieve a com-
parable effect. These techniques are valuable and useful when using C++, but
do not easily allow interoperation with other languages and porting existing
applications to them is difficult and time-consuming.
The DL data layout transformation system [20] and work by Hoshino et
al. [7] both suggest a runtime data layout transformation, though using different
mechanisms. DL works by using a preprocessor to parse specially-formatted
comments to generate marshalling code that converts structures in AoS or SoA
formats to the intermediate ASA, allowing one to use the optimal layout for each
device. Hoshino et al. build on top of OpenACC [21], introducing new pragmas
that instruct the compiler to transform the data structures in a similar manner
as DL. Both of these works focus on GPUs and don’t consider vector instructions
on CPUs as a viable target for their work. Additionally, both mechanisms used
are more intrusive and require more manual control than our proposed design.
Majeti, Barik, Zhao, Grossman, and Sarkar [10] propose a compile-time
mechanism for determining data layout by describing the structures in an ex-
ternal metadata file. Building on top of Habanero-C [17], they use the ROSE
compiler infrastructure [18] to implement their transformations. A noted dif-
ference is that they require the use of the external metadata file and are not
directly compatible with standards-compliant C.
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7 Conclusions
We propose a data layout transformation extension to programming languages
in the C and C++ families that can be implemented by compilers in a backwards-
compatible fashion by using the standards-compliant attribute syntax available
in C++11 and C2x. Our experimental results across a variety of CUDA bench-
marks demonstrates that applications are able to obtain a speedup of over 2×
when using the familiar AoS style of programming without requiring a restruc-
turing of the application to use a structure-of-arrays. Applications that have a
greater ratio of memory operations to computation can achieve performance that
is within 95% of manual techniques. As the prevalence of GPU computation
grows, allowing users to extract efficiency while maintaining the same applica-
tion design becomes increasingly important. We continue to explore methods
that may reduce the overhead required and that allows the same technique to
be applied to CPU vectorization.
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